![]() |
![]() |
Products at StateCAD
Web
Resources on VHDL, FPGA & Circuit Design
Reutilization of VHDL testbench and library components.
Web Resources on VHDL, FPGA & Circuit Design
OpenIPCore
http://www.openip.org
EDN Access--08.15.97 VHDL code implements 50%-duty-cycle divider
TestBenchTool Easy Generation of Test Vectors for VHDL Designs
3rd Party Interfaces
Aldec offers direct interfaces to IC Vendor and Logic Synthesis Partners
based on TCL
(Tool Command Language) and TK (User Interface) scripting language